



#### **ARM Instruction Set**



# What is an embedded system?

- Components:
  - Processor(s)
  - Co-processors (graphics, security)
  - Memory (disk drives, DRAM, SRAM, CD/DVD)
  - input (mouse, keyboard, mic)
  - output (display, printer)
  - network
- Our primary focus on this chapter: the processor of ARM7 (datapath and control)
  - implemented using millions of transistors
  - Impossible to understand by looking at each transistor
  - We need...

#### Block diagram of Embedded Systems





3

#### ARM Cortex-M3 Microcontroller(MCU)



STITUTE OA



# Choosing processor

- Existing processor
  - PIC, Intel X86, Motorola 68xx

- IP based Design
  - ARM
- Custom Design
  - Your own Instruction set (ISA)



# **ARM** history

- Found in 1990 as Advanced RISC Machine Ltd. (by apple, Acorn and VLSI technology)
- Ship 2 billion ARM processor each year
- Doesn't manufacture processor but license the processor designs
- Partner companies create their processors, microcontroller and system-on-chip solution.
- This business model is called intellectual property (IP)

# ARM

- Was Acorn Computers, spun off in 1990 and became "Advanced RISC Machine" (ARM)
- Start out to replace 6502 processor
- ARM1, circa 1985
- ARM2, real production, circa 1986
  - 32-bit data bus
  - 26-bit address space (top 6 bits used as status flag)
  - 16 32-bit registers (1 PC)
  - 30,000 transistors
  - No microcode (remember the "R" in the acronym?)
  - No cache
  - Low power
- ARM3, first with 4KB Cache
- ARM6, used in Apple's Newton
- ARM7TDMI, early most successful ARM core











#### Evolution of ARM processor Architecture





Architecture profile for architecture version

- A profile for high performance
- R profile for real-time performance

• M profile for microcontroller-type systems



#### ARM processor name

Processor Name	Architecture Version	Memory Management Features	Other Features
ARM7TDMI	ARMv4T		
ARM7TDMI-S	ARMv4T		
ARM7EJ-S	ARMv5E		DSP, Jazelle
ARM920T	ARMv4T	MMU	
ARM922T	ARMv4T	MMU	
ARM926EJ-S	ARMvSE	MMU	DSP, Jazelle
ARM946E-S	ARMvSE	MPU	DSP
ARM966E-S	ARMvSE		DSP
ARM968E-S	ARMv5E		DMA, DSP
ARM966HS	ARMv5E	MPU (optional)	DSP
ARM1020E	ARMv5E	MMU	DSP
ARM1022E	ARMv5E	MMU	DSP
ARM1026EJ-S	ARMv5E	MMU or MPU	DSP, Jazelle
ARM1136J(F)-S	ARMv6	MMU	DSP, Jazelle
ARM1176JZ(F)-S	ARMv6	MMU + TrustZone	DSP, Jazelle
ARM11 MPCore	ARMv6	MMU + multiprocessor cache support	DSP, Jazelle
ARM1156T2(F)-S	ARMv6	MPU	DSP
Cortex-M3	ARMv7-M	MPU (optional)	NVIC
Cortex-R4	ARMv7-R	MPU	DSP
Cortex-R4F	ARMv7-R	MPU	DSP + Floating point
Cortex-A8	ARMv7-A	MMU + TrustZone	DSP, Jazelle



### Instruction Set Enhancement



# Abstraction



- ITE O
- Delving into the depths reveals more information
- An abstraction omits unneeded detail, helps us cope with complexity
- What are some of the details that appear in these familiar abstractions?



#### Instructions:

- Language of the Machine
- More primitive than higher level languages e.g., no sophisticated control flow
- We'll be working with the ARM instruction set architecture

Design goals: Maximize performance and Minimize cost, Reduce design time

# **Exploiting Memory Hierarchy**



#### • Users want large and fast memories! For example:

- SRAM access times are 700ps-1ns (1-3 cycles)
- DRAM access times are 60-100ns (100-250 cycles)
- Disk access times are ~1 million ns (~3M cycles)

#### • Try and give it to them anyway

build a memory hierarchy





# Model of Memory Hierarchy





#### Levels of the Memory Hierarchy

ITE OF





# P4: Prescott w/ 2MB L2 (90nm)



- Prescott runs *very* fast (3.4+ GHz)
- 2MB L2 Unified Cache
- 12K\* trace cache (think "I\$")
- 16KB data cache
- Where is the cache?
- What about the similar blocks?
- Why the visual differences?
- Why is it square?

- Check this out:
  - www.chip-architect.com



#### **Memory Photos**



#### Intel Paxville (dual Core) 90nm 8-way 2MB L2 for each core





# **Register file**

• Fast access memory (only 1 cycle)

 Only limited number of register are available

 Processors are commonly 8-bit, 16-bit, 32bit, or 64-bit, referring to the width of their registers



# **ARM** instruction

• Operand order is fixed (destination first)

Example:



Format:

Label

opcode Rd, Rn, Rm ...; comments Rm can be shifted



# **ARM** arithmetic

- Design Principle: simplicity favors regularity.
- Of course this complicates some things...



- Operands must be registers, 16 registers provided
- All memory accesses are accomplished via loads and stores
  - A common feature of RISC processors



# Registers vs. Memory

- Arithmetic instructions operands must be registers, — only 16 registers provided
- Compiler associates variables with registers
- What about programs with lots of variables





# Memory Organization

- Viewed as a large, single-dimension array, with an address.
- A memory address is an index into the array
- "Byte addressing" means that the index points to a byte of memory.



...



# Memory Organization

- Bytes are nice, but most data items use larger "words"
- ARM provides LDR/LDRH/LDRB and STR/STRH/STRHB instructions
- For ARM, a word is 32 bits or 4 bytes.
  - (Intel's word=16 bits and double word or dword=32bits)



...

#### Registers hold 32 bits of data

- 2<sup>32</sup> bytes with byte addresses from 0 to 2<sup>32</sup>-1
- $2^{30}$  words with byte addresses 0, 4, 8, ...  $2^{32}$ -4
- Words are aligned

   i.e., what are the least 2 significant bits of a word address?



#### Endianness [defined by Danny Cohen 1981]

- Byte ordering How a multiple byte data word stored in memory
- Endianness (from Gulliver's Travels)
  - Big Endian
    - Most significant byte of a multi-byte word is stored at the lowest memory address
    - e.g. Sun Sparc, PowerPC
  - Little Endian
    - Least significant byte of a multi-byte word is stored at the lowest memory address
    - e.g. Intel x86
- Some embedded & DSP processors would support both for interoperability



# Example of Endian

• Store 0x87654321 at address 0x0000, byte-addressable





# Register and Memory Access

- In the ARM architecture
  - Memory is byte addressable
  - 32-bit addresses
  - 32-bit processor registers
- Word addresses must be aligned, i.e., they must be multiple of 4
  - Both little-endian and big-endian memory addressing are supported
- When a byte is loaded from memory into a processor register of stored from a register into the memory
  - Support both little endian and big endian

### Instructions

- Load (LDR) and store (STR) instructions
- Example:

C code: long A[100]; A[9] = h + A[8]; ARM code: LDR R0, (R3,32] ADD R0, R2, R0 STR R0, [R3,36]



- Store word has destination last
- Remember arithmetic operands are registers, not memory!





#### Load/Store Word





#### **Our First Example**





# So far we've learned:

- ARM
  - loading words but addressing bytes
  - arithmetic on registers only
- Instruction
  - add r1, r2, r3 sub r1, r2, r3 ldr r1, [r2,100] str r1, [r2,100]
- Meaning
- r1 = r2 + r3 r1 = r2 - r3 r1 =Memory[r2+100] Memory[r2+100]=r1



# Machine Language

- Instructions, like registers and words of data, are also 32 bits long
  - Example: add r0, r1, r2
  - registers have values, r0=9, r1=17, r2=18
- Instruction Format:

cond	001	OPCODE	rn	rd	rs	0	shift	1	rm

0000	001	01001	0001	0000	0000	0	00	1	0010
------	-----	-------	------	------	------	---	----	---	------



#### **Register Structure**





#### **Registers in ARM**

Name	Fur	ctions (and Banked Regist	ers)
R0		General-Purpose Register	
R1		General-Purpose Register	
R2		General-Purpose Register	
R3		General-Purpose Register	
R4		General-Purpose Register	> Low Registers
R5		General-Purpose Register	
R6		General-Purpose Register	
R7		General-Purpose Register	
R8		General-Purpose Register	
R9		General-Purpose Register	
R10		General-Purpose Register	> High Registers
R11		General-Purpose Register	
R12		General-Purpose Register	
R13 (MSP)	R13 (PSP)	Main Stack Pointer (MSP), F	Process Stack Pointer (PSP)
R14		Link Register (LR)	
R15		Program Counter (PC)	



# Register structure

- There are 15 additional general-purpose registers called the banked registers
  - They are duplicates of some of the R0 to R14 registers
  - They are used when the processor switches into supervisor or interrupt modes
- Saved copies of the status register are also available in the supervisor or interrupt modes



#### Processor mode

Mode	Abbreviation	Privileged	Mode bits[4:0]
Abort	abt	yes	10111
Fast Interrupt Request	fiq	yes	10001
Interrupt Request	irq	yes	10010
Supervisor	SVC	yes	10011
System	sys	yes	1 1 1 1 1
Undefined	und	yes	11011
User	usr	no	10000


### Register file structure





# Special registers

• Program Status Registers (PSRs)

- Interrupt Mask Registers
- Control Registers (Control)



## **Special Registers**





### Status Register





### Questions?

• What registers are used to store the program counter and link register?

• What is r13 often used to store?



# **ARM Instruction Format**

- Each instruction is encoded into a 32-bit word
- Access to memory is provided only by Load and Store instructions
- The basic encoding format for instructions such as Arithmetic, and Logic function is shown below

31 28	27 2	20 19 16	15 12	11	4 3 0
Condition	OP code	Rn	Rd	Other info	Rm

 An instruction specifies a conditional execution code (Condition), the OP code, two or three registers (Rn, Rd, and Rm) and some other information



### Conditional Execution of Instructions

- A distinctive and somewhat unusual feature of ARM processors is that all instructions are conditionally executed
  - Depending on a condition specified in the instruction
- The instruction is executed only if the current state of the processor condition code flag satisfies the condition specifies in bit b31-b28 of the instruction
  - Thus the instructions whose condition is not meet the processor condition code flag are not executed
- One of the conditions is used to indicate that the instruction is always executed



SUB R3, R10, R5

#### SUBNE R3, R10, R5

#### SUBS R3, R10, R5

#### SUBNES R3, R10, R5



### **Conditional execution**

Code	Description	Flags	OP-Code[31:28]
EQ	Equal to zero	Z = 1	0000
NE	Not equal to zero	Z = 0	0001
CS HS	Carry set / unsigned higher or the same	C = 1	0010
CC LO	Carry cleared / unsigned lower	C = 0	0011
MI	Negative or minus	N = 1	0100
PL	Positive or plus	N = 0	0101
VS	Overflow set	V = 1	0110
VC	Overflow cleared	V = 0	0111
HI	unsigned higher	Z*C	1000
LS	unsigned lower or the same	Z+C	1001
GE	signed greater than or equal	$(N*V) + (\overline{N}*\overline{V})$	1010
LT	signed less than	N xor V	1011
GT	signed greater than	$(N^*Z^*V) + (\overline{N}^*Z^*\overline{V})$	1100
LE	signed less than or equal	Z + (N  xor  V)	1101
AL	always (unconditional)	not used	1110
NV	never (unconditional)	not used	1111

# Modifier



- S modifier: update condition flags (cmp instruction doesn't require this flag)
- R modifier: round to the nearest, otherwise truncate



# **Arithmetic Instructions**

- The basic expression for arithmetic instructions is OPcode Rd, Rn, Rm
- For example, ADD R0, R2, R4 Performs the operation R0□ = R2+R4
- SUB R0, R6, R5

Performs the operation  $R0 = \Box R6-R5$ 

- Immediate mode: ADD R0, R3, #17
   Performs the operation R0 = R3+17
- The second operand can be shifted or rotated before being used in the operation

For example, ADD R0, R1, R5, LSL #4 operates as follows: the second operand stored in R5 is shifted left 4-bit positions (equivalent to [R5]x16), and its is then added to the contents of R1; the sum is placed in R0



# Logic Instruction

- The logic operations AND, OR, XOR, and Bit-Clear are implemented by instructions with the OP codes AND, ORR, EOR, and BIC.
   For example
   AND R0, R0, R1: performs R0 = R0 & R1
- The Bit-Clear instruction (BIC) is closely related to the AND instruction.

It complements each bit in operand Rm before ANDing them with the bits in register Rn.

For example, BIC R0, R0, R1. Let R0=02FA62CA, R1=0000FFFF. Then the instruction results in the pattern 02FA0000 being placed in R0

• The Move Negative instruction complements the bits of the source operand and places the result in Rd. For example, MVN R0, R3



### **Barrel shifter**

There is no shift instruction in ARM

 Instead, it provides the barrel shifter to carry out shift operations as part of other instructions



# Barrel shifter –left shift

• Shift left by specific amount e.g. LSL #5 = multiply by <sup>32</sup>





# Barrel shifter -- right shift

Logical shift right
 e.g. LSR # 5 =
 divided by 32



Arithmetic shift right
 e.g. ASR #5 =
 divided by 32 and
 preserve the sign bit





# Barrel shifter --rotate right

- Rotate right similar to shifter but wrap around LSB bit ROR #5
- Rotate right extended
   Use C flag as 33 bits
   RRX #5







### **Barrel shifter**

If R1 = 0x 0012, what is the value of R6 and R9?

MOV R6, R1

MOV R6, R1, LSL #3

MOV R9, #3

MOV R6, R1, LSL R9



### **Barrel shift operation**

Mnemonic	Operation	Shift Amount
LSL	Logical Shift Left	#0-31, or register
LSR	Logical Shift Right	#1-32, or register
ASR	Arithmetic Shift Right	#1-32, or register
ROR	Rotate Right	#1-32, or register
RRX	Rotate Right Extended	33



### Example

What is the meaning of below instruction?
 ADD r3, r2, r1, LSL #3;

If r1 = 0x0010r2 = 0x0001r3 = 0x0100



## **Branch Instruction**

- Conditional branch instructions contain a signed 24-bit offset that is added to the updated contents of the Program Counter to generate the branch target address
- The format for the branch instructions is shown as below



- Offset is a signed 24-bit number. It is shifted left two-bit positions (all branch targets are aligned word addresses), signed extended to 32 bits, and added to the updated PC to generate the branch target address
- The updated points to the instruction that is two words (8 bytes) forward from the branch instruction



# **ARM Branch Instructions**

- The BEQ instruction (Branch if Equal to 0) causes a branch if the Z flag is set to 1
- Branch relative address is with current PC + 8





# Setting Condition Codes

- Some instructions, such as Compare, given by CMP Rn, Rm which performs the operation Rn-Rm have the sole purpose of setting the condition code flags based on the result of the subtraction operation
- The arithmetic and logic instructions affect the condition code flags only if explicitly specified to do so by a bit in the OP-code field. This is indicated by appending the suffix S to the OP-code

For example, the instruction ADDS R0, R1, R2 set the condition code flags But ADD R0, R1, R2 does not



# Assembly Language

- An EQU directive can be used to define symbolic names for constants
- For example, the statement
- When a number of registers are used in a program, it is convenient to use symbolic names for them that relate to their usage

The RN directive is used for this purpose

For example, COUNTER RN 3 establishes the name COUNTER for register R3

- The register names R0 to R15, PC (for R15), and LR( for
- R14) are predefined by the assembler

R14 is used for a link register (LR)



### Questions?

- Specify ARM assembly instruction to do the following:
  - -R0 = 16
  - -R1 = R0 \*4
  - -R0 = R1 / 16 (maintain the sign bit)
  - -R1 = R2\*5



### Questions?

Assume that r0 = 32, r1 = 1

What will the following instructions do?
ADDS r0, r1, r1, LSL #2
SUB r0, r0, r1, LSL #4



# Memory Addressing Modes

- Pre-indexed mode
  - The effective address of the operand is the sum of the contents of the based register Rn and an offset value
- Pre-indexed with writeback mode (autoindexing)
  - The effective address of the operand is generated in the same way as in the Pre-indexed mode, and then the effective address is written back into Rn
- Post-indexed mode
  - The effective address of the operand is the contents of Rn. The offset is then added to this address and the result is written back into Rn

		STUTE OF THE	
Name	Assembly	Addressing function	
With immediate offset:			
Pre-indexed	[Rn,#offset]	EA=mem [Rn+offset]	
Pre-indexed with writeback	[Rn,#offset]!	EA=mem [Rn+offset]; Rn = Rn + offset;	
Post-indexed	[Rn],#offset	EA= mem [Rn]; Rn = Rn + offset;	
With offset and Rm			
Pre-indexed	[Rn,±Rm,#offset]	EA= mem[Rn ± Rm+offset];	
Pre-indexed with writeback	[Rn,±Rm,#offset]!	EA= mem[Rn $\pm$ Rm+offset]; Rn = Rn $\pm$ Rm + offset	
Post-indexed	[Rn],±Rm,#offset	EA= mem[Rn]; Rn = Rn ± Rm + offset	
Relative	Location	EA = Location = [PC] + offset 63	



#### Pre-Indexed Addressing Mode





#### Pre-Indexed Addressing with Writeback





#### **Post-Indexed Addressing**





#### **Relative Addressing Mode**



The operand must be within the range of 4095 bytes forward or backward from the updated PC



## Memory instructions

Mnemonic	Description	Operation
LDR	Load a word from memory into a register	Register < mem32
STR	Store the word contents of a register in memory	mem32 < Register
LDRB	Load a byte from memory into a register	Register < mem8
STRB	Store the byte contents of a register in memory	mem8 < Register
LDRH	Load a half-word from memory into a register	Register < mem16
STRH	Store the half-word contents of a register in memory	mem16 < Register
LDRSB	Load a signed byte into a register	Register < Sign extended mem8
LDRSH	Load a signed half-word into a register	Register < Sign extended mem16



### Addressing mode

Index mode	Description	Register offset	Immediate offset	Scaled register
Preindex without write back	Address calculated prior to being used	[Rn,±Rm]	[Rn,#±Imm12]	[Rn,±Rm,shift #imm]
Preindex with write back	Address calculated prior to being used; base <- base + offset	[Rn,±Rm]!	[Rn,#±Imm12]!	[Rn,±Rm,shift #imm]!
Postindex with write back	Address calculated after being used; base <- base + offset	[Rn],±Rm	[Rn],#±Imm12	[Rn],#±Rm,shift #imm



### Example

LDR r12, [r0,+r7] LDR r12, [r0,-#0x6A0]! STR r12, [r0], +#0x6A0 STRH r12,[r0,+r7]! LDR r12, [r0, -r7, LSL #3] LDREQ r12, [r0, -r7, LSL #3]



# Load/Store Multiple operands

- In ARM processor, there are two instructions for loading and storing multiple operand
  - They are called Block transfer instructions
- Only word operands are allowed, and the OP codes used are LDM and STM
- The memory operands must be in successive word locations
- All of the forms of pre- and post-indexing with and without writeback are available
- They operate on a Base register Rn specified in the instruction and offset is always 4



# Multiple load/store

LDM : load multiple registers SDM : store multiple registers

E.g. : LDMIA R10, {r0-r3} LDMIA R10!, {r0-r3}
#### Example



- LDMIA R10, {r0-r1} R10 = 2004
- LDMDB R10, {r0-r1}



# NH 1959 · 1959

#### Operations

Mnemonic	Description	Comments
		First data transfer occurs at memory location pointed to in base
IA	Increment After	register, Rn. Subsequent transfers are from successively higher
		memory locations.
		First data transfer occurs at memory location 4 bytes higher
IB	Increment Before	in memory than initial value in base register, Rn. Subsequent
		transfers are from successively higher memory locations.
		First data transfer occurs at memory location pointed to in base
DA	Decrement After	register, Rn. Subsequent transfers are from successively lower
		memory locations.
		First data transfer occurs at memory location 4 bytes lower
DB	Decrement Before	in memory than initial value in base register, Rn. Subsequent
		transfers are from successively lower memory locations.



### Stack operations

- Full ascending (FA) is equivalent to IB mode
- Full Descending (FD) is equivalent to DB mode
- Empty ascending (EA) is equivalent to IA mode
- Empty Descending (ED) is equivalent to DA mode



### Example of stack instruction

#### STMFD SP!, {r7-r10}

#### An Example of Adding Numbers (sum from 0 to N-1)



MOV R1, #N LDR R2, POINTER MOV R0, #0 Loop LDR R3, [R2], #4 ADD R0, R0, R3 SUBS R1, R1, #1 BGT LOOP STR R0, SUM Move count into R1 Load address NUM1 into R2 Clear accumulator R0 Load next number into R3 Add number into R0 Decrement loop counter R1 Branch back if not done Store sum

Assuming that the memory location POINTER, and SUM are within the range reachable by the offset relative to the PC GT: signed greater than BGT: Branch if Z=0 and N=0

#### Questions?

- NT 1959 · 10
- Write a segment of ARM code that add together element x till element x+(n-1)
- The segment should use post-indexed
- Each element is word size
- Assume that

r0 point to the start of array nelements

r2 = n





#### Sample solution

- ; Set r0 to address of element x ADD r0, r0, r1, LSL#2 ; Set r2 to address of element n+1 ADD r2, r0, r2, LSL#2 MOV r1, #0 ; Initialise counter loop LDR r3, [r0], #4 ; Access element and move to next ADD r1, r1, r3 ; Add contents to counter CMP r0, r2 ; Have we reached element x+n? BLT loop ; If not - repeat for next element
  - ; on exit sum contained in r1



### Subroutines

- A Branch and Link (BL) instruction is used to call a subroutine
- The return address is loaded into register R14, which acts as a link register
- When subroutines are nested, the contents of the link register must be saved on a stack by the subroutine.

Register R13 is normally used as the pointer for this stack

• Return to the main code by MOV PC, R14

#### Example



Calling pr LDR I LDR I BL LI STR I	ogram R1, N R2, POINTER STADD R0, SUM	
•		
Subroutin LISTADD	e STMFD R13!, {R3, R14}	Save R3 and return address in R14 on stack.
	using R1	13 as the stack pointer
	MOV R0, #0	
LOOP	LDR R3, [R2], #4	
	ADD R0, R0, R3	
	SUBS R1, R1, #1	
	BGT LOOP	
	LDMFD R13!, {R3, R15}	Restore R3 and load return address into PC (r15)



# Example of finding minimum number subroutine

min routine:

if( x<= y) return x;
else return y;</pre>

#### Solution



ldr r0, x ldr r1, y bal min str r0, result

min: cmp r0, r1 movgt r0, r1 mov PC, r14

#### Questions?



- What does this program do?
- Convert it into ARM assembly code?
- Convert it into ARM assembly using conditional execution?



#### Solution 1



gcd cmp r0, r1 ;reached the end? beq stop blt less ;if r0 > r1 sub r0, r0, r1 ;subtract r1 from r0 bal gcd less sub r1, r1, r0 ;subtract r0 from r1 bal gcd

stop



#### Solution 2

gcd cmp r0, r1 ;if r0 > r1 subgt r0, r0, r1 ;subtract r1 from r0 sublt r1, r1, r0 ;else subtract r0 from r1 bne gcd ;reached the end?



### **Byte-Sorting Program**

```
for (j=n-1; j>0; j=j-1)
   for (k=j-1; k>=0; k=k-1)
         if (LIST[k]>LIST[j])
                  TEMP=LIST[k];
                  LIST[k]=LIST[j];
                  LIST[j]=TEMP;
         }
   }
                                                       n-2 n-1
                        1
                    0
                                       . . .
                                                         ĸ
```

j



### **Byte-Sorting Program**

OUTER

INNER

ADR	R4,LIST	Load list pointer register R4
LDR	R10,N	Initialize outer loop base
ADD	R2,R4,R10	Register R2 to LIST+n
ADD	R5,R4, #1	Load LIST+1 into R5
LDRB	R0,[R2,# -1]!	Load LIST(j) into R0
MOV	R3,R2	Initialize inner loop base
	register R3 to	LIST+n-1
LDRB	R1,[R3, # -1]!	Load LIST(k) into R1
CMP	R1,R0	Compare LIST(k) to LIST(j)
		If LIST(k)>LIST(i).
STRGTB	R1,[R2]	interchange LIST(k) and LIST(j)
STRGTB	R0,[R3]	
MOVGT	R0,R1	Move (new) LIST(j) into R0
CMP	R3,R4	lf k>0, repeat
BNE	INNER	innerloop
CMP	R2,R5	lf j>1, repeat
BNE	OUTER	outerloop



# ARM instruction set

- Data Processing Instructions
- Load/Store Instructions
- Branch Instructions
- Control Instructions



# Data Processing Instructions

#### Move

Mnemonic	Definition	Op Mode bits [25:21]
MOV	Move a 32-bit value into a register	1101
MVN	Move the complement of the 32-bit value into a register	1 1 1 1

#### • Arithmetic

Mnemonic	Definition	Op Mode bits [25:21]
ADD	Add two 32-bit numbers	0100
ADC	Add two 32-bit numbers with carry	0101
SUB	Subtract two 32-bit numbers	0010
SBC	Subtract two 32-bit numbers with carry	0110
RSB	Reverse subtract two 32-bit numbers	0011
RSC	Reverse subtract two 32-bit numbers with carry	0111



# Data processing Instructions

Logical operations

Mnemonic	Definition	Op Mode bits [25:21]
AND	Bitwise AND of two 32-bit operands	0 0 0 0
ORR	Bitwise ORR of two 32-bit operands	1 1 0 0
EOR	Bitwise Exclusive OR of two 32-bit operands	0001
BIC	Bitwise logical clear (AND NOT)	1 1 1 0

• Compare operations

Mnemonic	Definition	Op Mode bits [25:21]
CMP	Compare two 32-bit values	1010
CMN	Compare negated	1011
TEQ	Test two 32-bit numbers for equality	1001
TST	Tests the bits of a 32-bit number (Logical AND)	1000



# Data processing instructions

#### Multiplications

Mnemonic	Description	Syntax
MUL	Multiply two 32-bit numbers, produce a	MUL{cond}{S} Rd, Rm, Rn
MLA	Multiply two 32-bit numbers, and add 3 <sup>rd</sup> number for a 32-bit result: Rd = Rn + (Rm * Rs)	MLA{cond}{S} Rd, Rm, Rn, Rs
UMULL	Multiply two unsigned 32-bit numbers, produce an unsigned 64-bit resulted in two registers: [RdHi][RdLo] = Rm * Rs	UMULL{cond}{S} RdLo,RdHi,Rm,Rs
UMLAL	Multiply two unsigned 32-bit numbers and add an unsigned 64-bit number in two registers to produce an unsigned 64-bit resulted in two registers: [RdHi][RdLo] = [RdHi][RdLo] + Rm * Rs	UMLAL{cond}{S} RdLo,RdHi,Rm,Rs
SMULL	Multiply two signed 32-bit numbers, pro- duce a signed 64-bit result in two registers	SMULL{cond}{S} RdLo, RdHi, Rm, Rs
SMLAL	Multiply two signed 32-bit numbers and add a signed 64-bit number in two regis- ters to produce a signed 64-bit resulted in two registers: [RdHi][RdLo] = [RdHi][RdLo] + Rm * Rs	SMLAL{cond}{S} RdLo, RdHi, Rm, Rs



#### Format of data processing instruction

#### Immediate operand

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

COND 0 0 1 0	OPCODE S	Rn	Rd	Rotate	Immediate
--------------	----------	----	----	--------	-----------

#### Immediate shift operand

3	1 30 29 28	27 26 25	24 23 22 21	20	19 18 17 16	15 14 13 12	11 10 9 8 7	6 5	4	3	2	1 0
Γ	COND	000	OPCODE	S	Rn	Rd	Shift Immediate	Shift	0		Rr	m

#### Register operand shift

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



#### Load/Store instructions

Mnemonic	Description		Syntax
LDR	Load a register from a 32-bit memory word	LDR{cond}	Rn, <address mode=""></address>
LDRB	Load a register from an 8-bit memory byte	LDRB{cond}	Rn, <address mode=""></address>
עמרו	Load a register from an 16-bit memory	LDPU(gond)	Dn raddrage modes
LUNIT	half-word	IDKH (COlld)	KII, (address mode)
וחסכם	Load a register from an 8-bit signed	I DBGD ( gond)	Dn coddnora modos
LDNJD	memory byte	LDRSB{cond}	Kn, (address mode)
וסמכו	Load a register from a 16-bit signed	T DD OTT ( man d)	De calderan mader
LUKSH	memory half-word	TDKSH{COUG}	kn, <adaress mode=""></adaress>



### Load/store instruction format

Immediate offset/Index

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

COND	0 1	0	P	U	В	W	L	Rn	Rd	12-bit offset

Register offset/Index

3	1 30 29 28	27 26	25	<b>24</b>	23	22	21	20	19 18 17 16	15 14 13 12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	COND	0 1	1	Ρ	U	В	W	L	Rn	Rd	0	0	0	0	0	0	0	0		Rn	n	

Scaled register offset/Index

en e		and a	ante lorante			i mari a	an a		A 178	a ana 1	41 M	a. a	-1 (N	A 175	an an t	4.075	<b>6</b> 79	<b>6</b> 26	100	100	100		<b>6</b> 70	120	 10
장민국	50 ZB	225 2	17 - 27D	20.24	4 ZB ZZ	21.3	2V I	8 IS.	16	10	10 -	14 .	13.	125		1921	- W	8	8	- Q	- Q	- 4	- 25	- 26 - L	- 54



#### Branch instruction format

#### 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

COND	101	L	24-bit offset
------	-----	---	---------------



#### Control instruction format

31	13	0292	3 27 26	25	24	23	22	21	20	M 19	ISF 18	R 17	16 1	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	¢	COND	0.0	0	1	0	R	0	0	1	1	1	1		Rd		0	0	0	0	0	0	0	0	0 (	0 0	0 (	
	MSR Immediate Form																											
31	13	0 29 2	8 27 26	25	24	23	22	21	20	19 1	18	17	16 1	5 1	4 13	12	11	10	9	8	7	6	-6	4	3	2	1	0
	C	COND	0 0	1	1	0	R	1	0	fiel	d_	maa	sk	1	1 1	1		Ro	tat	θ			Im	me	dia	ite		
L		COND	0.0	1	1	0	R	1	0	fiel MS	kd_i ∦R	ma: Re	sk gist	1 erl	11 Form	1 1		Ro	tat	9			Im	me	dia	te		
31	0 13	0 29 2	00	1	1 24	0 23	R 22	1	0 20	fiel MS 19	d_ R 18	mas Re 17	sk gist 16 1	1 er l 15 1	1 1 Form 4 13	1	11	10	tat 9	9 8	7	6	lm 5	me 4	dia 3	te 2	1	0







#### **Basic concept of Stack**





#### **Push-Pop** instruction





#### Sub-routine call

subroutine_1		
PUSH	{R0-R7, R12, R14}	; Save registers
		; Do your processing
POP	{R0-R7, R12, R14}	; Restore registers
BX	R14	; Return to calling function

For BX instruction, If bit 0 of r14 is 1, then execute Thumb instructions. Otherwise, execute ARM instructions.



# Using Link Register

main	; Ma	ain program	L	
	 BL	function1	;;;;;	Call function1 using Branch with Link instruction. PC = function1 and LR = the next instruction in main
functi	 on1			
	BX	LR	;;	Program code for function 1 Return



#### Stack operation

#### Main Program





### **ARM System vectors**

Exception Vector	Address
Reset	0x00000000
Undefined Instructions	0x00000004
Software Interrupt	0x00000008
Prefetch Abort	0x0000000C
Data Abort	0x00000010
Reserved	0x00000014
Interrupt Request	0x00000018
Fast Interrupt Request	0x0000001C



#### **Reset sequence**





#### Memory map

0xFFFFFFFF	System Level	Private peripherals, including built-in interrupt controller (NVIC), MPU control registers, and debug components
0xDFFFFFFF		
	External Device	Mainly used as external peripherals
0xA0000000		
0x9FFFFFFF		
	External RAM	Mainly used as external memory
0x60000000		
0x5FFFFFFF	Darisbarala	Maiskussal oo sarisbarala
0x4000000	Peripherais	mainiy used as periprierais
0x3FFFFFFF	CDAM	Mainly used as statis DAM
0x20000000	SHAM	Mainly used as static RAM
0x1FFFFFFF	Cada	Mainly used for program
0x0000000x0	Code	vector table after power-up