



ARM Cortex board

ARM Cortex STM series



STM32 Series

Common core peripherals and architecture:

Communication peripherals: USART, SPI, I ² C
Multiple general-purpose timers
Integrated reset and brown-out warning
Multiple DMA
2x watchdogs Real-time clock
Integrated regulator PLL and clock circuit
External memory interface (FSMC)
Up to 3x 12-bit DAC
Up to 4x 12-bit ADC (Up to 5 MSPS)
Main oscillator and 32 kHz oscillator
Low-speed and high-speed internal RC oscillators
-40 to +85 °C and up to 105 °C operating temperature range
Low voltage 2.0 to 3.6 V or 1.65/1.7 to 3.6 V (depending on series)
Temperature sensor

+

STM32 F4 series - High performance with DSP (STM32F405/415/407/417)

168 MHz Cortex-M4 with DSP and FPU	Up to 192-Kbyte SRAM	Up to 1-Mbyte Flash	2x USB 2.0 OTG FS/HS	3-phase MC timer	2x CAN 2.0B	SDIO 2x PS audio Camera IF	Ethernet IEEE 1588	Crypto/hash processor and RNG
------------------------------------	----------------------	---------------------	----------------------	------------------	-------------	----------------------------------	--------------------	-------------------------------



STM32 F3 series - Mixed-signal with DSP (STM32F302/303/313/372/373/383)

72 MHz Cortex-M4 with DSP and FPU	Up to 48-Kbyte SRAM & DCM-SRAM	Up to 256-Kbyte Flash	USB 2.0 FS	2x 3-phase MC timer (144 MHz)	CAN 2.0B	Up to 7x comparator	3x 16-bit $\Sigma\Delta$ ADC	4x PGA
-----------------------------------	--------------------------------	-----------------------	------------	-------------------------------	----------	---------------------	------------------------------	--------



STM32 F2 series - High performance (STM32F205/215/207/217)

120 MHz Cortex-M3 CPU	Up to 128-Kbyte SRAM	Up to 1-Mbyte Flash	2x USB 2.0 OTG FS/HS	3-phase MC timer	2x CAN 2.0B	SDIO 2x PS audio Camera IF	Ethernet IEEE 1588	Crypto/hash processor and RNG
-----------------------	----------------------	---------------------	----------------------	------------------	-------------	----------------------------------	--------------------	-------------------------------



STM32 F1 series - Mainstream - 5 product lines (STM32F100/101/102/103 and 105/107)

Up to 72 MHz Cortex-M3 CPU	Up to 96-Kbyte SRAM	Up to 1-Mbyte Flash	USB 2.0 OTG FS	3-phase MC timer	Up to 2x CAN 2.0B	SDIO 2x PS audio	Ethernet IEEE 1588
----------------------------	---------------------	---------------------	----------------	------------------	-------------------	---------------------	--------------------



STM32 F0 series - Entry level (STM32F050/051)

48 MHz Cortex-M0 CPU	Up to 8-Kbyte SRAM	Up to 64-Kbyte Flash	3-phase MC timer	Comparator	CEC
----------------------	--------------------	----------------------	------------------	------------	-----



STM32 L1 series - Ultra-low-power (STM32L151/152/162)

32 MHz Cortex-M3 CPU	Up to 48-Kbyte SRAM	Up to 384-Kbyte Flash	USB FS device	Up to 12-Kbyte EEPROM	LCD 8x40 4x44	Comparator	BOR MSI VScal	AES 128-bit
----------------------	---------------------	-----------------------	---------------	-----------------------	---------------	------------	---------------------	-------------



STM32 W series - Wireless (STM32W108)


24 MHz Cortex-M3 CPU	Up to 16-Kbyte SRAM	Up to 256-Kbyte Flash	2.4 GHz IEEE 802.15.4 Transceiver	Lower MAC Digital baseband	AES 128-bit
----------------------	---------------------	-----------------------	-----------------------------------	----------------------------	-------------




Abbreviation

- FS full speed
- HS high speed
- MC motor controller
- MSI multi speed internal oscillator
- RNG random number generator
- SDIO secure digital input output
- VScal voltage scaling
- DSC digital signal controller
- PGA programmable gain ampilier

STM32F100xx block diagram



Pin-out



Memory map (1)

Boundary address	Peripheral	Bus	Register map
0x5000 0000 - 0x5003 FFFF	USB OTG FS	AHB	Section 27.15.6 on page 861
0x4003 0000 - 0x4FFF FFFF	Reserved		
0x4002 8000 - 0x4002 9FFF	Ethernet		Section 28.8.5 on page 1021
0x4002 3400 - 0x4002 7FFF	Reserved		
0x4002 3000 - 0x4002 33FF	CRC		Section 3.4.4 on page 58
0x4002 2000 - 0x4002 23FF	Flash memory interface		
0x4002 1400 - 0x4002 1FFF	Reserved		
0x4002 1000 - 0x4002 13FF	Reset and clock control RCC		Section 6.3.11 on page 111
0x4002 0800 - 0x4002 0FFF	Reserved		
0x4002 0400 - 0x4002 07FF	DMA2		Section 10.4.7 on page 212
0x4002 0000 - 0x4002 03FF	DMA1		Section 10.4.7 on page 212
0x4001 8400 - 0x4001 7FFF	Reserved		
0x4001 8000 - 0x4001 83FF	SDIO		Section 21.9.16 on page 578

Memory map (2)



Boundary address	Peripheral	Bus	Register map
0x4001 5800 - 0x4001 7FFF	Reserved	APB2	
0x4001 5400 - 0x4001 57FF	TIM11 timer		Section 15.5.14 on page 424
0x4001 5000 - 0x4001 53FF	TIM10 timer		Section 15.5.14 on page 424
0x4001 4C00 - 0x4001 4FFF	TIM9 timer		Section 15.5.14 on page 424
0x4001 4000 - 0x4001 4BFF	Reserved		
0x4001 3C00 - 0x4001 3FFF	ADC3		Section 11.12.15 on page 247
0x4001 3800 - 0x4001 3BFF	USART1		Section 26.6.8 on page 776
0x4001 3400 - 0x4001 37FF	TIM8 timer		Section 13.4.21 on page 333
0x4001 3000 - 0x4001 33FF	SPI1		Section 24.5 on page 692
0x4001 2C00 - 0x4001 2FFF	TIM1 timer		Section 13.4.21 on page 333
0x4001 2800 - 0x4001 2BFF	ADC2		Section 11.12.15 on page 247
0x4001 2400 - 0x4001 27FF	ADC1		Section 11.12.15 on page 247
0x4001 2000 - 0x4001 23FF	GPIO Port G		Section 8.5 on page 179
0x4001 1C00 - 0x4001 1FFF	GPIO Port F		Section 8.5 on page 179
0x4001 1800 - 0x4001 1BFF	GPIO Port E		Section 8.5 on page 179
0x4001 1400 - 0x4001 17FF	GPIO Port D		Section 8.5 on page 179
0x4001 1000 - 0x4001 13FF	GPIO Port C		Section 8.5 on page 179
0x4001 0C00 - 0x4001 0FFF	GPIO Port B		Section 8.5 on page 179
0x4001 0800 - 0x4001 0BFF	GPIO Port A		Section 8.5 on page 179
0x4001 0400 - 0x4001 07FF	EXTI		Section 9.3.7 on page 196
0x4001 0000 - 0x4001 03FF	AFIO	Section 8.5 on page 179	

Memory map(3)



Boundary address	Peripheral	Bus	Register map
0x4000 7800 - 0x4000 FFFF	Reserved	APB1	
0x4000 7400 - 0x4000 77FF	DAC		Section 12.5.14 on page 268
0x4000 7000 - 0x4000 73FF	Power control PWR		Section 4.4.3 on page 72
0x4000 6C00 - 0x4000 6FFF	Backup registers (BKP)		Section 5.4.5 on page 77
0x4000 6800 - 0x4000 6BFF	Reserved		
0x4000 6400 - 0x4000 67FF	txCAN1		Section 23.9.5 on page 651
0x4000 6000 - 0x4000 63FF	txCAN2		Section 23.9.5 on page 651
0x4000 6000 ^(*) - 0x4000 63FF	Shared USB/CAN SRAM 512 bytes		
0x4000 5C00 - 0x4000 5FFF	USB device FS registers		Section 22.5.4 on page 608
0x4000 5800 - 0x4000 5BFF	I2C2		Section 25.6.10 on page 739
0x4000 5400 - 0x4000 57FF	I2C1		Section 25.6.10 on page 739
0x4000 5000 - 0x4000 53FF	UART5		Section 26.6.8 on page 776
0x4000 4C00 - 0x4000 4FFF	UART4		Section 26.6.8 on page 776
0x4000 4800 - 0x4000 4BFF	USART3		Section 26.6.8 on page 776
0x4000 4400 - 0x4000 47FF	USART2		Section 26.6.8 on page 776
0x4000 4000 - 0x4000 3FFF	Reserved		
0x4000 3C00 - 0x4000 3FFF	SP13/I2S		Section 24.5 on page 692
0x4000 3800 - 0x4000 3BFF	SP12/I2S		Section 24.5 on page 692
0x4000 3400 - 0x4000 37FF	Reserved		
0x4000 3000 - 0x4000 33FF	Independent watchdog (IWDG)		Section 18.4.5 on page 463
0x4000 2C00 - 0x4000 2FFF	Window watchdog (WWDG)		Section 19.6.4 on page 468
0x4000 2800 - 0x4000 2BFF	RTC		Section 17.4.7 on page 457
0x4000 2400 - 0x4000 27FF	Reserved		
0x4000 2000 - 0x4000 23FF	TIM14 timer		Section 15.6.12 on page 439
0x4000 1C00 - 0x4000 1FFF	TIM13 timer		Section 15.6.12 on page 439
0x4000 1800 - 0x4000 1BFF	TIM12 timer		Section 15.6.12 on page 439
0x4000 1400 - 0x4000 17FF	TIM7 timer		Section 16.4.9 on page 446
0x4000 1000 - 0x4000 13FF	TIM6 timer		Section 16.4.9 on page 446
0x4000 0C00 - 0x4000 0FFF	TIM5 timer		Section 14.4.19 on page 389
0x4000 0800 - 0x4000 0BFF	TIM4 timer		Section 14.4.19 on page 389
0x4000 0400 - 0x4000 07FF	TIM3 timer		Section 14.4.19 on page 389
0x4000 0000 - 0x4000 03FF	TIM2 timer		Section 14.4.19 on page 389



ARM Bus

- Introduced by ARM Ltd in 1996
- Widely used as the on-chip bus



ARM BUS

- AMBA = ARM Memory Bus Architecture
- AHB = ARM High performance Bus
- APB = ARM Peripheral Bus
- AMBA-AHB connects ARM core with memory, external DRAM
- AMBA-APB interfaces ARM core with external low-speed I/O devices using AMBA-APB bridge

AMBA

- AMBA-AHB connects to 32-bit data and 32-bit address at high speed
- AHB maximum bps bandwidth is 16 times ARM processor clock
- AMBA-APB bridge is used to communicate AHB bus to APB bus
- The bridge communicates to memory through AMBA-AHB

AHB Bus

- AHB Bus are interconnected with:
 - Cortex core
 - Internal SRAM
 - Internal Flash memory
 - FSMC
 - AHB to APB
 - DMA
 - Ethernet DMA




APB bus


Connect:

- I²C
- Touch screen
- SDIO
- MMC (multimedia-bus)
- USB
- CAN bus


ARM BUS



System architecture



System architecture connecting devices



Bus system

- Icode bus : connects the instruction bus to the flash memory instruction interface
- Dcode bus : connects to flash memory data interface and debug access
- System bus : connects to bus matrix that manages the arbitration between core and DMA
- DMA bus: AHB master interface of the DMA to bus matrix
- Bus matrix: arbitrations between different buses
- AHB/APB bridge: bridge between AHB and APB
APB1 is limited at 36 MHz and APB2 is at 72 MHz


AHB and APB

- AHB = Advance High Performance Bus with max speed = 72 Mhz
- APB = Advance Peripheral Bus with APB1 max speed = 36 Mhz and APB2 max speed = 72 MHz
- FSMC = Flexible static memory controller (able to interface with synchronous and asynchronous)

Cyclic redundancy checking (CRC)


- Use to get a CRC code from a 32 bit data word
- Use to verify data transmission and storage integrity
- Example of CRC calculation block diagram
- Example of CRC polynomial:

$$X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$$



Power supply overview

- The device requires 2-3.6V voltage supply.



Power supply

- Voltage regulator to provide 1.8V for core and memory
- Reset and Clock control, real time clock, and LSE (Low speed external crystal) oscillator are supported by backup domain power source

Low power mode

- Normal condition: run mode
- Low power mode:
 - Sleep mode
 - CPU clocks are off, all peripherals are running
 - Stop mode
 - all clocks are off
 - Standby mode
 - 1.8 V power domain are off (enter backup domain)

Low power mode

Mode name	Entry	wakeup	Effect on 1.8V domain clocks	Effect on V _{DD} domain clocks	Voltage regulator
Sleep (Sleep now or Sleep-on - exit)	WFI	Any interrupt	CPU clock OFF no effect on other clocks or analog clock sources	None	ON
	WFE	Wakeup event			
Stop	PDDS and LPDS bits + SLEEPDEEP bit + WFI or WFE	Any EXTI line (configured in the EXTI registers)	All 1.8V domain clocks OFF	HSI and HSE oscillators OFF	ON or in low-power mode (depends on <i>Power control register (PWR_CR)</i>)
Standby	PDDS bit + SLEEPDEEP bit + WFI or WFE	WKUP pin rising edge, RTC alarm, external reset in NRST pin, IWDG reset			OFF

WFI (wait for interrupt) and WFE (wait for event) are special ARM instructions



Reset

There are 3 types of reset:

- System reset
- Power reset
- Backup domain reset

System reset

Set all registers to their reset values except reset flags and registers in the backup domain

It is generated when:

- External reset pin is triggered
- Window watchdog ends of count condition (WWDG reset)
- Independent watchdog ends of count condition (IWDG reset)
- Software reset (SW reset)
- Low power management reset

Power reset

Set all registers to their reset values except registers in the backup domain

It is generated when:

- Power on/ Power down reset
- When exiting standby mode

Backup domain reset

Effects only the backup domain

It is generated when:

- Software reset
- V_{DD} or V_{BAT} , if both supplies have previously been off



STM32F10xxx board

Clocks

Three different clock sources can be used to drive
SYSCLK

- HSI (High speed Internal) oscillator clock
- HSE (High speed External) oscillator clock
- PLL clock

The devices have two secondary clock sources

- 40 kHz low speed internal (LSI) RC for the independent watchdog and optionally drive RTC
- 32.768 KHz low speed external crystal (LSE) which optionally drive RTC

Each clock source can be switched on/off independently


CLOCK

- HSI clock: provides a clock source at low cost (no external component)
- HSE clock: provides higher accuracy
- LSE clock: low power, but high accuracy
- LSI clock: low power for stop and standby mode

SYSCLOCK


- After a system reset, HSI is selected as system clock
- A switch from one clock source to another occurs only if target clock source is ready
- If a target is not yet ready, the switch will occur after the target is ready

Clock tree



Our board

- HSE is 8 MHz crystal
- HSI is 8 MHz
- $PLL = HSE \times 9 = 72 \text{ MHz}$ (Max. freq.)
- SYSCLK can be selected from PLL, HSE, or HSI



Real Time Clock (RTC)

- RTC can be either HSE/128, LSE or LSI clock which is set by the backup domain control register
- If LSE is selected, RTC continues to work even if V_{DD} is powered off, provided that V_{BAT} is maintained

Watchdog and clockout

- If independent watchdog is started either by hardware or software, LSI oscillator is forced ON and will supply the watchdog
- Microcontroller clock output (MCO pin) allows clock to be outputted by selected from: SYSCLOCK, HSI, HSE, PLL/2

Output clock

- HCLK : for AHB bus, core, memory and DMA
- FCLK: free running clock
- PCLK1: to APB1
- PCLK2: to APB2
- TIM1CLK: Timer 1
- TIMxCLK: Timer 2,3,4
- ADCCLK: to ADC module



Reset and Clock Control (RCC)

- RCC is a set of register to setup for reset and clock control



```
void RCC_Configuration(void)
```

```
{
```

```
    ErrorStatus HSEStartUpStatus;    // for debug info
```

```
    RCC_DeInit();                    // initialize RCC to default
```

```
    RCC_HSEConfig(RCC_HSE_ON);       // enable HSE
```

```
    HSEStartUpStatus = RCC_WaitForHSEStartUp(); /* Wait till HSE is ready */
```

```
    if(HSEStartUpStatus == SUCCESS){
```

```
        FLASH_SetLatency(FLASH_Latency_2); // wait state 2 for 72MHz
```

```
        RCC_HCLKConfig(RCC_SYSCLK_Div1); // HCLK = SYSCLK
```

```
        RCC_PCLK2Config(RCC_HCLK_Div1); // PCLK2 = HCLK
```

```
        RCC_PCLK1Config(RCC_HCLK_Div2); /* PCLK1 = HCLK/2 */
```

```
        RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);    /* PLLCLK =  
8MHz * 9 = 72 MHz */
```

```
        RCC_PLLCmd(ENABLE); /* Enable PLL */
```

```
        while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET){} /*Wait till PLL is ready
```

```
        RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK); /* Select PLL as system clock  
source */
```

```
        while(RCC_GetSYSCLKSource() != 0x08){} /* Wait till PLL is used as system clock  
source */
```

```
    }
```

```
}
```

Boot configuration

- In STM32F10xxx, 3 different boot modes are provided and can be selected from the pin.

Boot mode selection pins		Boot mode	Aliasing
BOOT1	BOOT0		
x	0	Main Flash memory	Main Flash memory is selected as boot space
0	1	System memory	System memory is selected as boot space
1	1	Embedded SRAM	Embedded SRAM is selected as boot space

Boot mode


- Boot from main flash memory: flash memory is aliased to address 0x0000 0000, but can also be accessed from address 0x0800 0000
- Boot from system memory: it can be accessed from aliasing address: 0x0000 0000 or 0x1FFF B000
- Boot from embedded SRAM: only at address 0x2000 0000

Note: when booting from SRAM, NVIC exception table has to be relocated


Bit banding

- Bit band operation support allows a single load/store operation to access a single data bit
- In ARM Cortex M3, this is supported in two predefined memory regions call bit-band regions
- One of them is located in the first 1 MB of the SRAM and the other is located in the first 1 MB of the peripheral region

Bit-band region



Example of bit-band access



Data mapping

$$\text{Bit_word_address} = \text{bit_band_base} + (\text{byte_offset} * 32) + (\text{bit_number} * 4)$$

Example: To access bit 2 of the byte located in SRAM address 0x20000300

$$= 0x22000000 + (0x300 * 32) + 2 * 4$$

$$= 0x22008008$$



Questions?